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Abstract
As the use of digital systems continues to grow, there is an increasing need to con-
vert analog information into the digital domain. Successive Approximation Register
(SAR) analog-to-digital converters are used extensively in this regard due to their
high resolution, small die area, and moderate conversion speeds. However, capacitor
mismatch within the SAR converter is a limiting factor in its accuracy and resolution.
Without some form of calibration, a SAR converter can only reasonably achieve an
accuracy of 10 bits.
The Split-ADC technique is a digital, deterministic, background self-calibration
algorithm that can be applied to the SAR converter. This thesis describes the circuit
design and physical implementation of a novel 16-bit 1MS/s SAR analog-to-digital
converter for use with the Split-ADC calibration algorithm. The system was designed
using the Jazz 0.18µm CMOS process, successfully operates at 1MS/s, and consumes
a die area of 1.2mm2. The calibration algorithm was applied, showing an improvement
in the overall accuracy of the converter.
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1Chapter 1
Introduction
Traditional charge balancing Successive Approximation Register (SAR) analog-to-
digital converters suffer from the finite matching accuracy of capacitors [1]. To achieve
resolutions of 16 bits and higher, laser trimming or other means of improving capacitor
matching is necessary. A more cost effective way to achieve higher resolutions in a
SAR converter is to implement a calibration algorithm.
A typical calibration algorithm measures the capacitor mismatch errors within
the converter once, and then uses some additional analog circuitry to compensate for
these mismatches [2]. This method of correction is effective, but requires a known
input and the calibration process is time consuming. Other self calibrating techniques
exist, but most require some sort of known input, or require the converter to be taken
out of operation while it is being calibrated. The split ADC calibration technique,
introduced in [3] and [4], does not suffer from the setbacks of a traditional calibration
scheme. The split ADC calibration method operates on any arbitrary input signal,
does not interrupt normal converter operation, and performs all the calibration with
digital circuitry, thus avoiding additional costly analog complexity. Table 1.1 com-
pares the split ADC technique with other calibration techniques [5]. While these
other techniques are effective, each only fulfills a few of the specifications that the
split ADC technique fulfills.
2Other SAR Methods Split ADC
[6] [7] [8] [9] [10] [3]
Background
√ √ √
All Digital
√ √ √ √
Deterministic
√ √ √
Arbitrary Input
√
Table 1.1: Comparison with Previous Works
The overall goal of this work is to design a novel successive approximation con-
verter for use with the split ADC algorithm. The split ADC concept has proven
successful in calibrating a cyclic analog to digital converter, and will now be applied
to a SAR converter. This thesis focuses specifically on the design of the analog por-
tions of the converter, the capacitive DAC and the comparator. The overall system
specifications are: sampling rate of 1MS/s, 16 bit resolution, 4 redundant bits, 1.8V
supply voltage, 0.9V common mode voltage. The desired sampling rate meant that a
full conversion must be completed in 1µs. Sampling time was allotted 200ns, leaving
800ns for making 20 bit decisions (16 bits plus 4 redundant bits), or 40ns per bit.
Within that 40ns, the DAC is given 20ns for its voltages to settle, the comparator
preamplifiers are given 10ns to begin making the DAC differential larger, and the
latch is given 10ns to resolve its input and produce a digital decision at the output.
The typical SAR converter architecture must be modified slightly to implement
the split ADC algorithm, so a normal off the shelf converter will not do. For the
algorithm to function properly, the path taken to make each decision must differ
between the two converter halves. To ensure this is the case, the capacitive DAC
was modified so that each unit capacitor can be individually selected, and thus the
grouping of these capacitors can be randomized while making bit decisions.
The main focus of this thesis is the adaptation of a previously designed capacitive
DAC, and the design of a comparator. Chapter 2 discusses the basic operation of a
SAR converter and the metrics used for characterizing its performance. Chapter 3
3presents the steps for designing and testing the DAC and comparator circuitry. The
layout of each individual portion is discussed in chapter 4. Finally chapters 5 and
6 present the testing methods, results, and conclusions for the fabricated integrated
circuit, as well as presenting future work necessary for moving the project forward
further.
4Chapter 2
Background
Successive Approximation Register (SAR) analog to digital converters are a popu-
lar choice for a wide variety of applications. A SAR converter provides a good balance
between resolution, conversion speed, size, power consumption, and circuit complex-
ity [11]. The architecture allows for adaptation to optimize any of these specifications,
without significant detriment to the others.
The SAR architecture can be realized in two main ways. The necessary binary
weighted DAC function can be done using resistive dividers, or by using a capacitive
charge-redistribution DAC [12]. The capacitive implementation is most popular, since
it provides better accuracy and linearity. It also decreases circuit complexity because
the sample and hold, as well as bit cycling actions of the ADC can all be realized
with just the charge-redistribution DAC. The capacitive DAC architecture was used
in this work. The basic block diagram for a SAR converter is shown in figure 2.1.
2.1 SAR Operation
The name of the converter essentially describes its operation. The digital output
code that approximates the analog input voltage is determined by a series of successive
guesses and checks. An illustration of this method, for a six bit converter, is shown
5SAR Logic
N-bit
Register
N
N-bit
DAC
+
-
Digital data out
Vref
VDAC
Sample/HoldAnalog in VIN
Figure 2.1: Single Ended SAR Block Diagram
in figure 2.2 [13].
Each successive bit cuts the search range in half, and determines whether the
actual analog input is higher or lower than the current guess. If the guess is lower
than the actual input, the guess voltage is kept, and the next voltage range is added.
If the guess is higher, then the voltage is removed before the next guess is made. This
sequence is called bit cycling. It is repeated for each bit in the converter. After all
bits have been checked, the digital output code corresponds to whatever fraction of
the reference voltage best approximates the given analog input.
Figure 2.4 shows the basic circuit implementation of a single ended capacitive
SAR converter, as well as the bit cycling operation. The basis for the capacitive SAR
operation is the binary search algorithm, but rather than drive the DAC voltage to
equal the input voltage, the input is sampled onto the DAC, and the DAC voltage is
then driven to zero. The steps taken to make one bit decision are shown below.
1. S2 is closed and the op-amp forces the top plates of the capacitors (VDAC) to
zero volts, while the input voltage is sampled onto the bottom plates of the
6Figure 2.2: Algorithm Illustration
7capacitors
2. The top plate holding switch is released, and the bottom plates of the capacitors
are switched to zero volts. The charge collected on the capacitors remains the
same, which drives VDAC to a voltage of −Vin
3. The bottom plate of the largest capacitor is switched to Vref , redistributing the
charge on the top plates of the capacitors, driving VDAC to −Vin + Vref2
4. The comparator outputs a logic 1 if VDAC is less than zero, and a logic 0 if it is
greater than zero volts
5. The SAR logic (not explicitly shown) determines whether the capacitor should
be kept in its current state, indicating a 1 for the bit, or switched back to
ground, indicating a 0.
6. Steps 3 through 5 are repeated for each successive bit
Finally, figure 2.3 shows the DAC voltage for a full conversion cycle for a 4-bit
converter. The input voltage is 1.8V, and the reference voltage is 4V. The digital
output would be 01112.
1 2 3 4 5 6 7
-2
SAR DAC Voltage Durring Conversion Cycle
DA
CV
olta
ge
SAR Cycle
0
Vref = 4V
Vin = 1.8V
-1
-1
-0.5
-0.5
-1.5
-2.5
Figure 2.3: DAC Voltage for 4-bit SAR
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92.2 Differential SAR Architecture
For this work, a differential SAR architecture is used. Figure 2.5 shows the block
diagram for a differential SAR converter. The basic operating principles behind a
differential SAR are the same as for a single ended converter. However, rather than
compare one DAC voltage to a fixed value, there are now two DACs, and the binary
search process drives the two DAC voltages to be equal. The differential architecture
has a few benefits over the single ended system. One benefit is that the input range is
doubled. For a single ended 1.8V system, the maximum input range would simply be
1.8V. For a differential system, the range is ±1.8V, which corresponds to a 3.6V input
range. Another benefit is that sampling differentially makes use of the comparator’s
common mode rejection.
Vx
Vy
SAR Switching Logic
SAR Switching Logic
DAC
DAC
S/H
S/H
SAR Digital OutputCode
+VIN
-VIN
Figure 2.5: Differential SAR Block Diagram
Figure 2.7 shows the circuit topology for a capacitive differential SAR converter
as well as the first few steps of a conversion. The DAC voltages for a conversion are
shown in figure 2.6. The differential input voltage is 1.1V, the common mode voltage
is 0.9V, the positive reference voltage is 1.8V, and the negative reference voltage is
0V for this example.
The operation of the differential SAR for the given example is as follows. Dur-
ing sampling, Vx and Vy are held at the common mode voltage of 0.9V, while the
differential voltage is sampled onto the bottom plates of the capacitor arrays. The
common mode switches are released from the top plates, and the bottom plates of
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each capacitor is switched to Vcm. This drives Vx to a voltage of Vcm plus half the
differential input, and Vy to Vcm minus half the differential input, to 1.45V and 0.35V
respectively. The comparator then makes its first decision, and the SAR logic deter-
mines how to switch the capacitor bottom plates to drive the voltages together. This
sequence continues until all bit decisions have been made. Once the differential volt-
age has been driven to as close to zero as possible with the given number of bits, the
sequence of comparator output decisions is the digital code representing the analog
input.
Cycle Vx Vy Bit Decision
Sample 0.9V 0.9V N/A
Hold 1.45V 0.35V -1
Bit 1 1V 0.8V -1
Bit 2 0.775V 1.025V +1
Bit 3 0.8875V 0.9125V +1
Bit 4 0.94375V 0.85625V N/A
Table 2.1: Differential DAC Voltages for 4-bit Conversion
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Figure 2.6: Differential SAR DAC Voltages
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Ideally, all capacitor values are powers of 2. Also the assumption is made that
the DAC voltage settles quickly to the proper values, and correct decisions are always
made. Unfortunately in the implementation of an actual ADC, these ideal conditions
are difficult to meet. The deviation from these ideal circumstances gives rise to errors
in the output of the converter. These errors will be discussed in sections 2.3 and 2.4.
2.3 ADC Characterization
Several characteristics of an analog to digital converter can be used to quantify
its performance. These performance metrics include resolution, sampling rate, gain
and offset errors, differential and integral nonlinearities, signal to noise ratio, and
effective number of bits. These errors and measurements will be discussed in the
following subsections.
2.3.1 Resolution and Sampling Rate
Resolution of the converter describes how many quantization levels the ADC can
use to approximate the analog input. Since the converter output is binary, quantiza-
tion levels are powers of two. An 8 bit converter would have 28, or 256 quantization
levels. The smallest analog voltage the converter can resolve is represented by one
quantization level, called a least significant bit, or LSB. To get an actual voltage for
one LSB, the number of quantization levels must be related to the full scale voltage,
VFS, of the converter.
1LSB =
VFS
2N
Where N is the number of bits of resolution of the converter. Figure 2.8 shows the
ideal transfer characteristic of an ADC. Output code transitions occur at intervals of
exactly 1 LSB. However, analog voltages can take on any value, even values smaller
than the LSB voltage. So an error between the actual input and digital output
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representation is introduced when the analog input voltage falls within a quantization
level of the converter. This error is called the quantization error, and is present for
all converters, even the ideal case. The quantization error for the ideal converter is
shown in figure 2.9.
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Figure 2.8: Ideal ADC Transfer Function
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Figure 2.9: Ideal ADC Quantization Error
At the transition points, the quantization error is zero since the digital output
exactly represents the analog input. As the analog input varies between transition
points, the error in the digital output representation varies between ±1
2
an LSB.
The sampling rate describes the throughput of the converter. It quantifies the
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number of digital output codes produced per unit time, usually given in number of
samples per second. For example, this work has a goal of one million samples per
second, or 1MS/sec. The sampling rate of a converter is important because it relates
to the fastest input signal the converter can accurately reproduce with digital codes.
2.3.2 Gain and Offset Errors
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Figure 2.10: ADC Transfer Function with Gain and Offset Errors
Offset errors are when the transfer characteristic of the ADC is shifted by a fixed
value. A gain error occurs when the slope of the transfer characteristic is different
from the ideal slope of one. Both of these errors are linear, and can easily be calibrated
out.
2.3.3 Differential and Integral Nonlinearities
In an ideal converter, each analog step size is equal to 1 LSB. This means that
for an ideal ADC, the output code transition points are all exactly 1 LSB apart. An
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ideal N-bit converter should have code widths of VFS/2
N over the entire full scale
range. Differential nonlinearity (DNL) describes the deviations from the ideal step
sizes. Differential nonlinearity can be measured with the following equation, where
Tn represents the transition voltage of the nth quantization level [14].
DNL =
Tn+1 − Tn
VFS/2N
− 1LSB
An ideal converter would have a maximum DNL of 0 for all digital values. A
converter with a maximum DNL of 0.5 LSB, for example, would have step sizes that
vary from 0.5 LSB wide, so 1.5 LSB wide.
000
001
010
011
100
101
110
111
0 1/8 1/4 3/8 1/2 5/8 3/4 7/8 1
Input  Voltage (Fu ll Scale)
Dig
ital 
Out
put
 Co
de
Ideal Transfer
0.75
LSB
1.5 LSB
INL Curve
Figure 2.11: DNL and INL Errors in ADC Transfer Characteristic
Integral nonlinearity (INL) describes the overall shape of the ADC transfer char-
acteristic. The transition points of an ideal ADC should be a straight line. Any
deviation from the straight line causes an additional inaccuracy beyond the amount
due to quantization error. INL is defined to be the deviation of the actual ADC
transfer characteristic from the ideal straight line. The INL at any transition point
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is simply the sum of the DNL errors of all the preceding codes. Figure 2.11 shows an
ADC transfer characteristic with DNL errors and the associated INL curve.
2.3.4 SNR and ENOB
Assuming a sinusoidal full scale input waveform to the converter, the best pos-
sible signal-to-noise ratio (SNR) for a given number of bits of an ideal ADC can
be calculated. The root-mean-square (RMS) value of this sinusoidal input would be
VFS/(2
√
2). The noise of this ideal system is the RMS value of the quantization noise
shown in figure 2.9, which is VLSB/
√
12 [11]. Calculating the ratio of these two, and
converting to dB gives:
SNR = 20log
( Vin
Vnoise
)
= 20log
(VFS/(2√2)
VLSB/
√
12
)
= 20log
(√3
2
2N
)
SNR = (6.02N + 1.76)dB (2.1)
When the actual SNR of the converter is measured, equation 2.1 can be rewritten
to show the effective number of bits (ENOB) of the given converter. The effective
number of bits is a figure of merit for an ADC that describes the useful resolution
range of the converter. It can be calculated using equation 2.2 [14].
ENOB =
measured SNR− 1.76dB
6.02
(2.2)
2.4 SAR Error Sources
Errors in the SAR converter come from two main sources; the comparator and the
capacitor array. These errors could be caused by many factors, including reference
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voltage noise, DAC settling time, and capacitor mismatch.
The comparator could make a wrong decision during a conversion cycle. This
wrong decision could be due to the internal offsets of the comparator not being prop-
erly overcome. Or noise in the reference lines could couple into the top plates of the
DAC, causing an incorrect input voltage reading by the comparator. Or the DAC
could still be attempting to settle, and small oscillations could cause the polarity of
the comparator input to be incorrect when the comparator makes its decision. When-
ever an incorrect decision is made, in a differential SAR, the two DAC voltages are
then forced further apart rather than closer together. In a normal binary weighted
DAC configuration, the remaining bits in the conversion would not have enough range
to properly drive the two DAC voltages to within a half LSB.
Sample
Hold
Bit 1
Bit 2
Bit 3 Bit 4 Bit 5
Figure 2.12: DAC Waveforms with Redundant Bit Recovery
To account for incorrect bit decisions, redundant bits can be added to the system.
Using a four bit SAR as an example, a fifth bit could be added between bits two and
three. This new bit would have the same weight as bit 2, and allows for recovery if
a mistake is made in bits 1 or 2. Figure 2.12 shows the DAC waveforms when an
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early bad decision is made, and using the redundant bit to recover and drive the DAC
voltages to within half an LSB [5].
The other major error source is mismatch in the capacitor array. The converter
depends on the entire capacitor array to be binary weighted. Meaning that each
successive capacitor is one half the size of the previous capacitor. For a real world
converter, this is impossible to achieve. Fabrication processes cannot make perfect
valued capacitors, there will always be some mismatch, some deviation from the ideal
powers of two. Since it is no longer a perfect binary weighting, the bit decisions are
no longer uniformly spaced. This gives rise to DNL and INL errors. These errors
must be compensated for, usually by a calibration scheme.
2.5 Split ADC Review
ADC "A"
Error Estimation
VIN
ΣADC "B"
xA
xB
x = xA xB+2
Δx = xA xB-
ADC Output Code
Diﬀerence
Figure 2.13: Split ADC Architecture
The split ADC architecture was developed in [3] and [4]. The split ADC concept
allows for fully digital calibration of the converters, while operating in the background
on any arbitrary input signal. The architecture consists of two independent, identical
ADCs sampling the same input.
In the foreground, each ADC functions independently, producing an output code
corresponding to the sampled input. The average of these two codes is then used as
the actual output of the system. In the background, the difference between the two
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codes, ∆x, is used in an error estimation process to adjust the calibration parameters.
As ∆x is driven to zero, the calibration parameters converge to their correct values.
For the error estimation process to work, each converter must arrive at the final
decision independently of the other converter. They must take different paths to get
to the same decision. For this work, a SAR converter is used. To ensure that different
decision paths were taken, the capacitor segments that make up each bit were chosen
randomly. This is illustrated in figure 2.14. For example, if the number 4 was chosen
as the random starting point, capacitors 4 through 11 would make up the 8 capacitors
necessary for the most significant bit, capacitors 12 through 15 would make up the
next bit and so on. Random capacitor mismatches should provide enough variation
between the two converters to ensure that they take different paths to their final
decisions.
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Figure 2.14: SAR Capacitor Selection
At first glance, the split ADC technique may seem to be at a disadvantage since
it needs two converters and thus much more die area. However, it was shown in [3]
that to implement this architecture, a single full sized converter could simply be split
in two. Halving the sizes of the devices within the converter makes it so having two
converters on one die has minimal impact on the overall area. It was also shown that,
since the overall output of the system is the average of the two converters, the overall
bandwidth, noise, and even power of the split ADC is the same as for a single full
sized ADC.
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Figure 3.1: Split SAR System Block Diagram
Figure 3.1 shows the block diagram for the entire system. This section focuses on
the design of the analog portion of the system, namely the design of the DAC and
comparator. Before the design process was started, specifications for these compo-
nents needed to be decided upon. In consultation with Analog Devices, the timing
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diagram in figure 3.2 was devised.
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Figure 3.2: Split SAR Timing Diagram
The overall system specifications are: sampling rate of 1MS/s, 16 bit resolution,
4 redundant bits, 1.8V supply voltage, 0.9V common mode voltage. The desired
sampling rate meant that a full conversion must be completed in 1µs. Sampling
time was allotted 200ns, leaving 800ns for making 20 bit decisions (16 bits plus 4
redundant bits), or 40ns per bit. Within that 40ns, the DAC is given 20nS for its
voltages to settle, the comparator preamplifiers are given 10ns to begin making the
DAC differential larger, and the latch is given 10ns to resolve its input and produce
a digital decision at the output. These specifications and time constraints set the
circuit design parameters. All schematics, layouts, and simulations were done using
the Cadence Integrated Front to Back (ICFB) tools.
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3.1 DAC Design
One of the novel aspects of this work is the way the charge balancing DAC is
implemented. Typically, the capacitors in the DAC are broken up into smaller unit
capacitors. The necessary capacitance values are achieved by connecting several of
these unit capacitors in parallel. The unit capacitor arrangement aids in capacitor
matching since fabrication process variations will be the same for each capacitor, since
they are all the same size. Unlike the typical DAC architecture, which hard wires
the capacitors in parallel, this work makes each unit capacitor individually selectable.
The individual selection of these capacitors is necessary for the proposed correction
algorithm to work. The original DAC design was done by Chilann Chan, and her
work is reported on in [12]. Her work was based off a 0.25µm process, and thus
needed to be transfered to the 0.18µm process that was ultimately used.
3.1.1 DAC Modifications
In a 16 bit binary weighted DAC, the largest capacitance value needs to be 216
times larger than the smallest value. In an integrated circuit, it is impractical to
make capacitance values this large due to space limitations. With the chosen Jazz
process, capacitors can be made with values of 1fF/µm2. If the smallest capacitor
in the DAC were 1fF, the largest capacitor would require 65,536µm2 to achieve the
necessary value. This is a prohibitively large area for just one capacitor. Also of note,
the smallest capacitance that can reliably be manufactured is around 50fF, which only
makes matters worse.
The conventional DAC structure must be modified to achieve 16 bit resolution
without requiring such large capacitance values. The modified architecture is shown
in figure 3.3.
The DAC is broken into five capacitor banks, with three binary weighted capac-
itors and one redundant bit in each bank. The first bank is made up of 16, 1pF
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Figure 3.3: Differential SAR with Modified DAC Structures
capacitors. Banks 2 through 5 are made up of 16, 125fF capacitors. In each bank,
the capacitors are selected in groups of 8, 4, 2, and 1 to constitute the binary weight-
ing and redundant bit in that bank. The overall binary weighting is achieved by using
coupling capacitors between the lower banks, as seen in figure 3.3. These coupling
capacitors divide the charge in such a manner that the lower capacitors are seen to
behave as if they were decreasing in value in a binary fashion, while allowing for
moderately sized capacitance values to be used. The calculations for determining the
coupling capacitor values can be found in [12].
3.1.2 Capacitor Switches
Each capacitor requires its own set of switches. During the conversion process,
each capacitor will need to be switched between the common mode, positive, and
negative reference voltages. The capacitors in bank 1 must also be able to connect
to the input voltage during the sampling period. The switch transistors and their
associated signal buffers are shown in figures 3.4 and 3.5.
Originally, the switches were sized to reduce charge injection errors, and to reduce
oscillations on the DAC. Changing the switches over to the 0.18µ process kept the
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charge injection performance, but changing to a shorter device length affected the
DAC settling performance.
3.1.3 DAC Settling Time
When examining the DAC settling time, parasitics must be considered. The
external reference voltage sources all have an associated series resistance and bypass
capacitance. The bond wires connecting each external pin to the actual integrated
circuit have a parasitic inductance, resistance, and capacitance. The model used to
account for these parasitics is shown in figure 3.6.
Figure 3.6: Parasitic Model
Component Value
RS 1mΩ
CS 10µF
Lb 4nH
Rb 150mΩ
Cb 0.4pF
Table 3.1: Parasitic Model Values
The worst case values for parasitics were chosen. The parasitic model was applied
to the common mode, positive reference, and negative reference voltage pins, as well
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as to the power and ground pins. The switching action of bank 1 of the DAC was then
simulated in Cadence. Bank 1 was chosen because it contains the most significant
bit, largest voltage transition, which is most likely to have the largest oscillations.
The simulated DAC action is shown in figure 3.7.
Figure 3.7: DAC Switching Action
The interaction of the bond wire inductance with the capacitances in the circuit
cause the voltage transitions to overshoot and oscillate while the voltage approaches
its final value. With the scale shown, it seems like the oscillations disappear less than
10ns after the transition. Our timing requirements allot 20ns for DAC settling, so this
should should not be a problem. However, in order to not cause incorrect comparator
decisions, the DAC must settle to within half an LSB, 55µV , of its final value within
20ns. Figure 3.8 examines the oscillations more closely.
The transition occurs at 240ns. The oscillation amplitude does not fall below half
an LSB until approximately 270ns. The DAC is only allotted 20ns to settle before
the preamplifiers are turned on and the comparator begins making its decision. So
without any attempts to damp these oscillations, it is likely the comparator will make
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Figure 3.8: Undamped DAC Oscillations
wrong decisions for the more significant bits.
Initially, the problem was thought to be associated with the reference lines. Resis-
tive and capacitive damping was attempted on all the reference voltages, with little
to no affect. When all the pins were examined more closely, large current transients
could be seen on the power and ground pins. A resistor and capacitor were put be-
tween the power and ground supplies. These values were swept in simulation until
optimal values were found. A 50Ω resistor and 10pF capacitor provided sufficient
damping, as shown in figure 3.9. The schematic of the damping technique is shown
in figure 3.10.
The oscillation amplitude now falls to within half an LSB in approximately 18ns.
This satisfies the settling time requirement of 20ns. In the actual implementation
of the circuit there will be parasitic resistances and capacitances that have been
unaccounted for in this model, so the oscillations are likely to die down more quickly
than this ideal simulation shows.
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Figure 3.9: Damped DAC Oscillations
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3.2 Comparator
Though the circuit symbols are the same, a comparator should not be confused
with an operational amplifier. As opposed to an op-amp, a comparator is used in an
open loop configuration, and thus does not need to be compensated for stability. A
comparator can essentially be thought of as a decision making circuit. The output
of the comparator depends on the polarity of the input voltage, which is defined as
vin = vp− vm. The comparator designed for this work has a differential output so the
positive and negative portion of the decision can be observed. Figure 3.11 shows the
schematic symbol for a differential output comparator.
+
-
vpvm -Vout
Figure 3.11: Comparator Symbol
The comparator is the heart of decision making within a successive approximation
ADC. The decisions from the comparator are the only feedback from the capacitive
DAC to the digital control circuitry. Because of its key role, the performance of
the comparator directly affects the overall specifications of the converter. Namely,
the input sensitivity of the comparator affects the resolution of the converter, and
comparator decision time affects the overall conversion rate. Special attention must
thus be paid to properly designing a comparator so as not to impede the attempts to
meet the desired converter specifications.
Through research and collaboration with Analog Devices, it was determined that
an effective comparator design for our purposes would consist of a chain of four
preamplifiers followed by a regenerative latch. Each must be designed individually so
as to meet the overall converter specifications of 16-bits and 1MS/s.
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3.2.1 Preamplifier Design
The role of the preamplifier is simply to make the differential DAC voltage bigger
as quickly as possible. The gain does not need to be linear or well controlled, it just
needs to make the differential larger. This loosens the design requirements on the
gain portion of the amplifier, so the focus can instead shift to amplification speed.
The input offset of the regenerative latch determines minimum output voltage
the preamplifier should provide. Through consultation with Analog Devices, it was
determined that a reasonable design goal for the latch offset is 20mV . Knowing the
converter has a resolution of 16-bits with a full scale range of 3.6V , the minimum
input voltage the comparator must resolve can be found by:
VLSB =
3.6V
216
= 55µV
This gives a minimum required gain of gain = 20mV
55µV/2
, which is a gain of ap-
proximately 730V/V . This gain is relatively large and would be difficult to properly
implement with a single amplification stage. A single amplifier can achieve the desired
gain, but the high impedance nodes necessary to get this gain would severely limit
the speed of the amplifier [15]. Thus the decision to use a chain of amplifiers. Using
a four amplifier chain, a single stage gain of only 5.2V/V would generate enough
overall gain to meet the specification. This will enable design with low impedances,
increasing the overall speed of the amplification. Naturally, a gain higher than the
minimum would yield better performance and would decrease the probability of an
incorrect or unstable decision being made. So work was done to achieve as high a
gain as possible, staying within the necessary time limits.
One possible complication of using a chain of preamplifiers is overcoming the offset
of each succesive amplifier. The input of each amplifier must be larger than the offset
before that amplifier is enabled. Otherwise the amplifier output may begin moving in
the wrong direction, ultimately causing a wrong decision. One way to fix this would
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be to auto-zero each amplifier, and then enable each amplifier simultaneously when a
decision is to be made. But this fix requires quite a bit of design time and overhead
circuitry to implement.
Another method is to simply delay the enable signal for each successive amplifier.
One enable signal is applied to the first amplifier, and a fixed delay is added before
enabling the next amplifier. The required delay is determined by how quickly the
output is able to overcome the offset of the following amplifier. Once again, through
consultation with Analog Devices, a reasonable goal of 40µV for an amplifier offset
was decided on.
3.2.2 Base Amplifier Design
M5M3 M4 M6
M2M1
M7
M8
Vin_nVin_p
Vout_n Vout_p
Figure 3.12: Base Preamplifier Topology
Through research, the basic amplifier topology shown in figure 3.12 was discovered
[16]. This topology was used for all the preamplifiers in the comparator. The diode-
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connected loads of M5 and M6 provide a load impedance for the gain node of the
amplifier. The negative resistance loads of M3 and M4 cancel the low input transcon-
ductances of M5 and M6. A shorting switch, M8, clears the preamp by pulling the
two outputs together. M7 generates the bias current for the amplifier.
Before implementing the circuit, the overall behavior needed to be better under-
stood. To understand its behavior, the circuit was redrawn as a small signal model.
This model, shown in figure 3.13, assumes that the DC bias conditions have been set
properly and ignores the reset switch. The current source transistor is also removed,
since the top connection point is a point of symmetry, and can thus be considered as
a small signal ground.
ro1 ro2
ro6ro5 1gm4
1gm3 g Vm5 o1 g Vm6 o2
Vid
2gm1
Vid
2gm2
Vo2Vo1
i1 i2
i6 i5
i4i3
Figure 3.13: Preamplifier Small Signal Model
The goal of this analysis is to find an expression for the differential gain, the
differential output divided by the differential input. The input voltage is applied
as plus half the differential and minus half the differential to the positive input and
negative input respectively. The input voltage is not shown explicitly in figure 3.13,
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rather it is included in the expressions for the transistor small signal current sources.
To find the output differential, the outputs at Vo1 and Vo2 due to the input Vid
must first be found individually. To find the output voltages, KCL was performed at
each output node.
Vo1:
gm1
Vid
2
+ i1 + i3 + i6 = 0
gm1
Vid
2
+
Vo1
ro1
+
Vo1
1
gm3
+
Vo1
ro6
+ gm6Vo2 = 0
...
Vo2 =
−gm1
gm6
Vid
2
− Vo1
gm6ro1
− gm3
gm6
Vo1 − Vo1
gm6ro6
(3.1)
Vo2:
−gm2Vid
2
+ i2 + i5 + i4 = 0
−gm2Vid
2
+
Vo2
ro2
+
Vo2
1
gm4
+
Vo2
ro5
+ gm5Vo1 = 0
...
Vo1 =
gm2
gm5
Vid
2
− Vo2
gm5ro2
− gm4
gm5
Vo2 − Vo2
gm5ro5
(3.2)
Assuming ideal matching for components, it can be assumed that the parameters
for each transistor are equal. Setting them equal to a common value simplifies further
math steps.
gmx = gm3 = gm4 gmy = gm5 = gm6 gmz = gm1 = gm2
rox = ro5 = ro6 roy = ro1 = ro2
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The differential output can be defined as:
Vod = −(Vo1 − Vo2) (3.3)
The negative sign is to keep consistency with the definition of positive input and
positive output. Without the negative sign there, the gain expression would still be
valid, but the polarity of the output signal would be opposite of what was expected.
Plugging equation 3.1 and equation 3.2 into equation 3.3:
−Vod =
( gmz
gmy
Vid
2
− Vo2
gmyroy
− Vo2 gmx
gmy
− Vo2
gmyrox
)
+
( gmz
gmy
Vid
2
+
Vo1
gmyroy
+ Vo1
gmx
gmy
+
Vo1
gmyrox
)
...
Vod
Vid
=
-gmz
(gmy − gmx)− ( 1roy + 1rox )
The small signal output resistances, rox and roy, are large in comparison to the
transconductance values, so the gain equation can be simplified to:
Vod
Vid
=
−gm1
gm5 − gm3 =
gm1
gm3 − gm5 (3.4)
This result emphasizes the usefulness of this amplifier for our application. As
was stated before, the diode connected MOSFET loads make a low impedance at the
gain nodes, allowing for fast amplification. Normally, such a low impedance would
make for a very low gain, but the addition of M5 and M6 allow for higher gains to be
achieved.
As is expected, the transconductance of the amplifying transistors is directly re-
lated to the gain. The denominator of equation 3.4 shows that the gain can be
increased by forcing the transconductances of M3 and M5 to be as close to equal as
possible. To ensure that the gain polarity is as we expect, the devices should be sized
so that the transconductances are close, but to ensure that gm3 is larger than gm5.
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3.2.3 Front End Preamplifier
The schematic for the front end preamplifier is shown in figure 3.14. The circuitry
on the left is the replica bias, which will be discussed in section 3.3.1. The amplifier
portion is simply a mirror image of the base amplifier. Since, for our application,
the input voltage will always have a common mode voltage high enough to keep
the transistors in the active region, n-channel input devices can be used. N-channel
transistors have a greater transconductance for a given bias current than p-channel
devices, so it is to our benefit to switch to n-channel devices when conditions allow
for it.
M0M5
M4M2
M1 M3
M9M7
M10
M8M6
Figure 3.14: Front End Preamplifier Schematic
The size of the input transistors determines the majority of the characteristics
of the amplifier. The following steps can be used as a rough procedure for sizing
these devices. These steps are all based off of calculations done using the square law.
The square law is not very accurate for sub-micron devices, but it at least provides
36
a starting point to begin simulations. After a square law estimate of size and bias
current is found, simulation is then used to determine the optimal values. For this
work, the effective voltage, Veff , is defined as the gate to source voltage minus the
threshold voltage of the device. So Veff = Vgs − Vth.
1. Noise requirements set required minimum transconductance gm
2. Set Veff ≈ 0.15V to be most efficient in use of bias current
3. Veff and gm dictate required drain current, ID
4. Use ID and Veff to size the device
To begin the first step, an educated assumption of the system time constant,
τ being approximately equal to 1ns was made. Given the previous design work
done for the capacitor array and input sampling transistors, as well as the target
operation speed, this assumption is reasonable. Based on this time constant, the
bandwidth of the system is approximately BW = 1
2pi(1nsec)
= 160MHz. With this
information, a brief noise analysis can be performed, resulting in an approximate
minimum transconductance for the input differential pair.
The capacitive DAC sets the noise floor of the entire system. The total noise
can never be better than the kT
C
noise on the top plate of the DAC. Knowing the
approximate capacitance value of 16pF , with at temperature of 300 Kelvin, the DAC
noise can be calculated.
enDAC =
√
(1.38 ∗ 10−23J/K)(300K)
16pF
≈ 16µVrms
A reasonable goal is to design the comparator so it has an input referred noise
approximately equal to the noise of the capacitive DAC. This will increase the overall
noise on the top plate of the DAC by a factor of
√
2. The overall input noise of
the comparator is determined almost completely by the first preamplifier. So to
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meet this noise requirement, the first preamp must be designed to meet the following
transconductance calculations:
enamp1
√
pi
2
160MHz = 16µVrms → enamp1 ≈ 1
nV√
Hz√
8
3
kT
gm
=
√
8
3
(1.38 ∗ 10−23J/K)(300K)
gm
= 1
nV√
Hz
gm ≈ 10mA
V
So the transconductance for the differential pair of the first preamplifier must be
at least 10mA
V
. Knowing that we plan to set Veff = 0.15V , an alternate definition of
transconductance can be used to determine the necessary bias current.
gm =
2Ibias
Veff
Ibias =
gmVeff
2
=
(10mA
V
)(0.15V )
2
= 750µA
Now the square law for MOSFETs can be used to find a very rough guess for the
required transistor width. The square law equation is shown in eq 3.5.
ID =
µCox
2
W
L
(Veff )
2 (3.5)
The process parameters from Jazz Semiconductor state that for the 0.18µm pro-
cess, µCox
2
≈ 120µA/V 2. It is also known that the drain current for each transistor is
750µA, and Veff = 0.15V . Plugging in these values and solving for W/L yields:
W
L
=
2ID
µCoxV 2eff
≈ 280
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The width of the transistor must be 280 times larger than the length. Choos-
ing the length to be the minimum process size of 0.18µm, the width of each input
transistor must be at least 50µm to give the desired transconductance of 10mA/V .
Unfortunately, the square law is not very accurate for sub-micron devices. So the
calculated dimensions and bias current are simply a starting point. The final values
were found through simulation.
Optimizing Device Sizes and Bias Current
Transistor Width Length
M0 48µm 1µm
M1 96µm 0.18µm
M2 6µm 0.18µm
M3 96µm 0.18µm
M4 6µm 0.18µm
M5 3µm 1µm
M6 11µm 0.3µm
M7 10.5µm 0.3µm
M8 10.5µm 0.3µm
M9 11µm 0.3µm
M10 20µm 0.18µm
Table 3.2: Front End Preamplifier Device Sizes
Determining the final sizes of the devices required simulations as well as trial and
error. The interaction between device width, bias current, transconductance, and
output rise time needed to be examined to determine the optimal device widths.
Based on the noise analysis, a minimum transconductance of 10mA/V is needed for
the input differential pair. For the tests, three transconductance values were chosen
to be examined: 10mA/V, 15mA/V, and 20mA/V. The bias current was increased
incrementally and the device widths needed to achieve these transconductance values
were recorded. A 10µV step input was then applied, and the time for the output to
rise to a 50µV differential was recorded. The collected data is shown in table 3.3.
39
Figure 3.15: Transconductance Curves
Figure 3.15 shows the transconductance curves for a bias current of 1.1mA. The
width of the input devices was swept, and the transconductance of the differential pair
was plotted. The device widths corresponding to 10mA/V, 15mA/V, and 20mA/V
were recorded for each bias current tested. Figure 3.15 shows the result of searching
for a transconductance of 15mA/V with a 1.1mA bias current. The marker shows the
actual final device width chosen after the optimization search was completed.
Figures 3.16 and 3.17 give visual representations of the relationships between bias
current, device width, and rise time for the different transconductance values. The
vertical dotted lines approximately show where the devices enter the weak inversion
region. As a quick check, the 10mA/V data point for 1.5mA with a width of about
20µ corresponds fairly well with the calculated prediction of 750µA per device with
a width of 50µm. The approximate factor of two difference between the widths can
be attributed to inaccuracies in the square law equation.
The transconductance of 15mA/V with a bias current of 1.1mA was chosen as the
design point. This point provides a good balance between overall device size, power
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Bias Current gm Width Time to 50µV
700µA
10mA/V 40.5µm 160ps
15mA/V 1300µm 1.88ns
900µA
10mA/V 26.5µm 125ps
15mA/V 133µm 253ps
20mA/V 11.1mm 22ns
1.1mA
10mA/V 22µm 110ps
15mA/V 71.4µm 158ps
20mA/V 746µm 786ps
1.3mA
10mA/V 20µm 101ps
15mA/V 59µm 133ps
20mA/V 314µm 355ps
1.5mA
10mA/V 19.4µm 93.5ps
15mA/V 55µm 120ps
20mA/V 230µm 258ps
1.7mA
10mA/V 19µm 87.5ps
15mA/V 52µm 110ps
20mA/V 144µm 178ps
1.9mA
10mA/V 18µm 83.5ps
15mA/V 43µm 98.5ps
20mA/V 108.5µm 143ps
2.1mA
10mA/V 17.5µm 81.5ps
15mA/V 39µm 88.5ps
20mA/V 92µm 125ps
2.5mA
10mA/V 17µm 80ps
15mA/V 37µm 83ps
20mA/V 84µm 109ps
Table 3.3: Constant Transconductance Data Points
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Figure 3.16: Width vs Bias Current
Figure 3.17: Time vs Bias Current
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usage, and efficient use of bias current. It also exceeds the requirement of 10mA/V
for the transconductance. Eventually the width was increased to 96µm per device
to aid in the common centroid layout configuration. This modest increase in width
increased the transconductance to about 16mA/V, and increased the rise time to
approximately 185ps. The final sizes for all the devices are shown in table 3.2.
Simulation Results
The final step in the design of the first preamplifier is simulation. A 10µV dif-
ferential input was applied, and after a 10ns delay the amplifier was enabled. The
simulation was run with three different bias currents to see the effect of increasing or
decreasing the current from the chosen design point. A gain of 15V/V is achieved as
seen in figure 3.18.
Figure 3.18: Front End Preamplifier Gain
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3.2.4 Secondary Amplifiers
The following preamplifiers in the chain have the same topology as the first pream-
plifier. The only difference is the size of the devices. The transistors in the first
preamplifier needed to be relatively large to meet the noise requirements of the sys-
tem. Since the noise performance of the first preamplifier dominates, the following
preamplifiers do not need to be designed for low noise. The transistors were thus
made a quarter of the size as they are in the first preamplifier.
Transistor Width Length
M0 12µm 1µm
M1 24µm 0.18µm
M2 6µm 0.18µm
M3 24µm 0.18µm
M4 6µm 0.18µm
M5 3µm 1µm
M6 3.25µm 0.3µm
M7 2.75µm 0.3µm
M8 2.75µm 0.3µm
M9 3.25µm 0.3µm
M10 20µm 0.18µm
Table 3.4: Secondary Preamplifier Device Sizes
Simulation Results
Again, a 10µV differential input was applied, and after a 10ns delay the amplifier
was enabled. The simulation was run with three different bias currents to see the
effect of increasing or decreasing the current from the chosen design point. A gain of
12V/V is achieved with a rise time to 50µV of about 500ps as seen in figure 3.19.
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Figure 3.19: Secondary Preamplifier Gain
3.2.5 Preamplifier Chain
Placing all the amplifiers in series forms the final preamplifier chain for the com-
parator. The delay blocks allow for the time necessary for the output of the pream-
plifier to overcome the input offset of the next amplifier in the chain. Each delay
block is simply a string of inverters, with a delay of 200ps. A delay of 200ps allows
for the first preamplifier to overcome the offset of the second. But according to the
previous simulations, 500ps should be necessary for the secondary preamplifiers to
overcome the input offset of the next. However the previous simulations were based
off a fixed step input, whereas the input to the actual preamplifiers is continually
increasing with time. Further simulations showed that a delay of 200ps was sufficient
for all the amplifiers.
A 10µV step input was again used for a test signal. The enable signal goes high
at 10ns, turning on the first preamplifier and propagating through the delays to the
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Delay 1 Delay 2 Delay 3
Figure 3.20: Preamplifier Chain
Figure 3.21: Preamplifier Chain Gain
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secondary preamplifiers. For the preamplifier chain, the output must reach 20mV,
the offset of the latch, as quickly as possible. The simulations show it achieves this
output in about 1.5ns. The time allotted for amplification is 10ns, so the specification
is easily met. After 10ns, the gain of the preamplifier chain is about 30,000V/V, which
far exceeds the necessary gain specification.
3.2.6 Regenerative Latch
The regenerative latch makes the final decision for the comparator. Once the
latch is enabled, it makes use of a positive feedback configuration to quickly decide
whether the positive or negative input is higher. This decision is then fed back to
digital control circuitry which determines how the capacitors should be switched for
the next bit. The schematic for the latch is shown in figure 3.22.
M2
M4
M3 M0
M5
M1
M8
M9
M6M7
Figure 3.22: Regenerative Latch Schematic
The latch is essentially two back to back inverters with the outputs held together
with the resistive switches M8 and M9. The circuit operates as follows: The enable
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signal begins in a low state, putting the latch in its track mode, with the outputs being
held together. The inputs from the preamplifiers create an imbalance in the current
between the two sides of the inverter. When it is time for a decision to be made,
the enable signal goes high, turning off the balancing switches. The input transistors
continue providing the current imbalance until the inverters begin to determine their
proper state. At this point, transistors M0 and M3 turn on, shorting out the input
devices and putting the latch into its full positive feedback mode and making the
final decision. The output buffers are simply a string of inverters. These are there to
provide the output current necessary to drive the inputs of the digital control block
as well as the inputs of the chip output buffers.
Static Latch vs Dynamic Latch
- Constant current flow, high
power dissipation
+ Current flows only when
changing state, low power
dissipation
+ Lower input offset - Parasitic mismatch results
in a high input offset
+ Fast regeneration time + Fast regeneration time
During the design process, the use of a static latch versus a dynamic latch was
discussed. The static latch has a constant current flow, thus burning more power.
The dynamic latch contains switches that break current flow during track mode, so
it only burns power while making a decision. The decision times for each type are
comparable. The pros and cons of each topology are shown in the accompanying
table. Ultimately a static latch topology was chosen. This converter is mainly to
be used as a proof of concept chip rather than a production device. So the lower
input offset of the static latch is more valuable than the lower power dissipation of
the dynamic latch.
48
Simulation Results
There are two parameters that characterize the performance of the latch; the offset
and the regeneration time constant. The offset comes from device mismatches in the
actual fabrication process, so it cannot be determined through simulation. Rather
it must be determined through actual measurements. The experience of the Analog
Devices converter group told us that the offset for this particular latch is typically
around 20mV, so we must move forward with this assumption. The time constant
is a means of characterizing the speed of the latch. A rough estimate of the time
constant can be found by assuming that the latch output follows the equation:
Vout = Vine
t/τregen
Several simulations were run, with the results shown in figure 3.23. Since the
output of the latch will be driving digital logic with a threshold of 0.9V for a logic
high, the time from the enable signal to an output level of 0.9V was measured. Using
these values, an average time constant of τ regen ≈ 55ps was calculated.
It is also important to note the conditions under which these simulations are
valid. These simulations do not take into account the input offset of the latch. So the
input differentials shown will only be valid in the real world after the 20mV offset is
overcome. For example, for the 1µV data to apply to the real world, the actual input
would have a differential of 20mV + 1µV .
3.2.7 Final Comparator
An important performance metric for the comparator is the probability of a proper
digital level not being reached before the output is sampled. This is known as a
metastable state. To determine the likelihood of this event occurring, the gain of the
preamplifier chain, the time constant of the latch, and the amount of time allotted to
the latch to make a decision. All these values are known at this point.
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Figure 3.23: Regenerative Latch Simulations
Comparator
Figure 3.24: Final Comparator Symbol
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The output of the latch can be described mathematically by:
Vo = Vine
t
τ
Knowing that a metastable state occurs if the output voltage is less than 0.9V,
the time constant for the latch is 55ps, and the latch is given 10ns to make a decision,
the input voltage necessary for a metastable state can be calculated.
Vmeta =
0.9V
e
10ns
55ps
≈ 100E-81V
The preamplifier chain provides a gain of about 30,000V/V, so the actual input to
the comparator that would produce a metastable state would be about 3.33E-84V .
The probability of this happening is this voltage relative to an LSB voltage of 55µV .
P =
3.33E-84V
55µV
∗ 100% ≈ 6.06E-78%
Or one time in 16.5E+78 conversions. Unfortunately this is not the actual case,
since the latch has an input offset that must be overcome. This value simply shows
a performance metric of the ideal comparator that was designed.
3.3 Biasing
The amplifiers in the comparator need a relatively constant current to operate as
designed. The bias block circuitry produces a reference current that is then fed to
each amplifier. Each amplifier takes this reference current and generates the proper
bias current it needs. The schematic for the bias block is shown in figure 3.25, the
replica bias will be discussed in section 3.3.1.
The bias resistor is external to the chip, allowing for external adjustment of the
bias current for the amplifiers. This will help in debugging possible problems in the
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Figure 3.25: Bias Block Schematic
future, as the bias current affects the amplifier output bias voltage as well as the gain
of the amplifier. Transistors M0 and M9 form a diode-connected cascode. Transistor
M9 is a cascode device that shields the drain of M0 from high voltage fluctuations. M0
carries a current based on the gate voltage developed by Rbias. The gates and sources
of M0, M2, M6, M7, and M10 are connected to the same potentials. If the widths
of the devices were the same, they would ideally carry the same current. However,
the mirroring transistors were made 8 times wider than M0, so they should ideally
carry 8 times the current of M0. This multiplication is used so that the external bias
current does not need to be large, which would waste power. Within each amplifier,
the current is multiplied again to attain the proper bias current.
Unfortunately, the multiplication within the bias block is not a constant value.
The multiplication factor changes as the bias resistor changes. This effect is shown
in figure 3.27. This is not ideal, but acceptable, since as long as the bias current
and multiplication factor are both known, the output current can be determined.
The output current can be calculated by using the graphs in figures 3.26 and 3.27 to
determine the current through Rbias and the corresponding multiplication it receives
52
Figure 3.26: Bias Current vs Bias Resistor Value
at the output.
This effect occurs because the conditions for the mirroring devices are not identical
to the conditions of M0. The gate to source voltages are all the same, but the drain
voltages of the devices differ. Channel length modulation thus begins to affect the
current output of each device, so the multiplication is not a constant value. Thankfully
this effect is not seen within each amplifier as it further multiplies the current. The
first preamplifier has a steady multiplication of 16, and the following preamplifiers
have a multiplication of 4.
3.3.1 Replica Bias
Since the gain of each preamplifier does not need to be highly accurate or con-
trolled, the bias current for each preamplifier does not need to meet high tolerance
specifications. But some effort does need to be made to ensure that the bias condi-
tions are at least relatively close to what is expected. A replica bias configuration is
a simple means of stabilizing the bias current in the preamplifiers.
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Figure 3.27: Bias Block Multiplier vs Bias Resistor Value
First for comparison, a normal current mirror bias configuration is shown in figure
3.28. The reference current from the bias block comes through the Iref pin, and
flows through the M5 diode connected MOSFET. M5 develops whatever gate to
source voltage is necessary to carry the reference current. Because the gate of M0 is
connected to the gate of M5, it also has the same gate voltage. Since the devices are
ideally identical except for a factor of 16 difference in the device width, M0 should
carry 16 times the input reference current.
To test the stability of the output current, a goal output of 1.3mA was chosen,
and the differential input voltage was swept from -0.6V to 0.6V. The output current
for the normal current mirror bias is shown in figure 3.29.
Without any sort of stabilization attempt, the output current changes by about
100µA as the input is swept. Now the replica bias configuration is shown in figure
3.30. A scaled down copy of the input differential pair is placed within the diode
connection of M5. The widths of transistors M3 and M4 are made equal to the
widths of M1 and M2 divided by the current multiplication factor, 16 in the case of
the front end preamplifier. Essentially the small copy of the input differential pair
mimics the effect of the large differential pair on the drain voltage of M0. By changing
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M1 M2
M0M5
Iout
Figure 3.28: Normal Current Mirror Biasing
Figure 3.29: Current Deviation without Replica
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the drain voltage of M5 in the same manner that the drain voltage of M0 is changing,
the effects of channel length modulation on M0 can be compensated for.
The conceptual operation is simple. If the drain voltage of M0 is decreased due
to a change in the input voltage, the effects of channel length modulation in M0 will
cause its drain current to decrease. However, the drain voltage of M5 will change in
the same manner due to the replicated input differential pair. The drain current of
M5 will then decrease. The difference between the reference current input and the
new drain current of M5 will flow into the gates of M0 and M5, raising the voltage
and thus causing the drain current to increase again. So the decrease in drain voltage
is compensated for, keeping the drain current at a relatively constant value.
M1 M2
M0
M3M4
M5
Iout
Figure 3.30: Replica Current Mirror Biasing
Figure 3.31 shows how the output current of the replica bias configuration changes
as the input voltage is swept. Again, the nominal output current is 1.3mA, and the
input differential is swept from -0.6V to 0.6V. The deviation in this case is only
about 8µA, an improvement of more than a factor of ten over the uncompensated
bias configuration. So a significant improvement was made with little additional
circuit complexity.
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Figure 3.31: Current Deviation with Replica
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Chapter 4
Circuit Layout
For this project, the multi-project wafer in the Jazz Semiconductor 0.18µm process
was chosen. The multi-project wafer run cuts down on fabrication cost since the wafer
space, and subsequently the cost as well, will be shared among many people. With
the multi-project run, we are limited to a 2.4mm by 2.4mm die size. A rough check
of the pad-ring size showed that the actual area available for circuit layout would be
limited to a 1.5mm square. Since this area must be shared among two projects in the
NECAMSID lab, the area available for this SAR project is limited to approximately
1.5mm by 1mm. This size constraint posed quite a challenge since two 16-bit ADCs
must fit within this limited space.
Much time was spent learning the methods and terminology associated with the
layout process, as well as many frustrating attempts to understand the software tools.
Many hours were spent reading documentation and application notes provided by Jazz
before a final functional layout was achieved.
4.1 First Layout Attempt
The resulting hierarchy for the first layout is shown in figure 4.1. The bubbles
labeled B1 through B5 are the tapered buffers for the capacitor switches. The rest of
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the layout blocks are described below.
The first layout attempt was started without a coherent final goal in mind. The
initial thought was to lay out the capacitors and corresponding switches in the orien-
tation shown in figure 4.2. Other than this thought, none of the other building blocks
had any solid floor plans. Instead, most of the time spent on this layout was used for
learning the tools and techniques necessary to generate a functioning layout.
The main reasoning behind this layout orientation was to attempt to keep the
traces between each capacitor and its respective switches as close to the same length as
possible. This would keep the trace resistances approximately equal for each capacitor
and would thus eliminate any possible problems this would cause. This orientation
is also quite simple, with a reasonable amount of space between components, making
it easier on the one doing the layout.
4.1.1 Capacitor Switches
To fit the planned layout, the capacitor switch block must be thin enough to
fit within the width of one capacitor plus half the width of the space between each
capacitor. The width of a 1pF capacitor is about 28µm, with a space of 10µm between
each capacitor. The width of a 125fF capacitor is about 11µm with a space of 2µm
between each capacitor. So the 1pF and 125fF capacitor switches must be smaller
than approximately 33µm and 13µm respectively.
The layouts for each switch group are shown in figures 4.3 and 4.4. Each switch
group contains the actual transistor switches as well as tapered buffers required to
drive the switches. So the inputs can come directly from minimum sized digital logic.
One end of the switches will be connected to the bottom plate of their corresponding
capacitors and the other end will connect to the proper reference voltages. The width
of the 1pF capacitor switches is about 30µm, less than the 33µm limit. At 14µ, the
width of the 125fF switches exceeds the desired width, but it is small enough to be
manageable.
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Figure 4.1: Original Layout Hierarchy for Analog Portion of SAR
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Figure 4.3: 1pF Cap Switches Figure 4.4: 125fF Cap Switches
4.1.2 Capacitor Blocks
The accuracy of a traditional SAR converter depends entirely on binary weighting
of the capacitors in the DAC. Unfortunately, exact capacitor value matching is not
possible to achieve. All components exhibit random microscopic irregularities, which
change the expected properties of the component. Mismatches are also caused by
process biases. A process bias is the difference between the drawn geometry and the
actual measured geometry after fabrication [17]. The process biases change the actual
area of the capacitor, changing its value and thus changing the required power of two
ratios between each capacitor.
For capacitors, process biases can be overcome by using unit capacitors to make
up a larger overall capacitance. Unit capacitors are all identical in size, so will thus be
62
affected by process biases in the same manner. The absolute value of the capacitance
is changed by these process variations, but the ratio of values remains the same. For
this project, unit capacitor sizes of 1pF and 125fF were chosen. The 1pF capacitors
are used for bits one through four, and the 125fF capacitors are used for bits five
through twenty. As discussed earlier, the use of coupling capacitors between banks
allows for the smallest capacitor to be 125fF, rather than a prohibitively small 0.122fF.
Figure 4.5: 1pF Cap Block Figure 4.6: 125fF Block
Figures 4.5 and 4.6 show the capacitor arrays and switch connections for the 1pF
capacitors and 125fF capacitors respectively. The actual layout very closely matches
the proposed layout configuration. The ring around the capacitors are dummy devices.
They are capacitors with both plates grounded. Their role is two-fold. Mainly they
are there to ensure that during fabrication, the etching on all capacitors is identical.
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Without this dummy ring, the outer edge of capacitors on the outside of the array
would experience a different etch rate than the ones on the inside, because there is
no adjacent device. This ring of grounded capacitors also serves as a noise shield for
the capacitor array.
4.1.3 Regenerative Latch
The primary constraint for the latch layout is symmetry, especially for the delay
circuitry. The input transistors and load transistors must also be close together to
reduce mismatches that might cause offest problems. The enable delay and output
buffer sub-circuits are highlighted in the layout photo below. The interconnected
transistors in the center make up the back-to-back inverter structure, as well as the
N and P channel enable switches. The schematic for the rengerative latch is shown
in figure 3.22.
Figure 4.7: Regenerative Latch Layout
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4.1.4 Front End Preamplifier
As was discussed in the front end amplifier design section, this first amplifier plays
a very important role in the overall performance of the comparator. The schematic
for this preamplifier is shown in figure 3.14. Proper layout of the design is necessary
for actual functionality to be able to replicate the theoretical performance. The most
critical part of this layout is the input differential pair. To minimize the input offset
and maximize common mode rejection, the input differential pair devices must be
matched as best as possible.
There are several ways to attempt matching of transistors in an integrated circuit
layout. The simplest way is to simply place the devices close together, so that spatial
process variations do not affect the devices differently. Unfortunately, the differential
pair devices are quite large, so the devices will inherently cover a large area, thus
being affected by spatial variations. The most effective way of reducing the mismatch
between the two input devices is to break the large transistors into many smaller
parallel devices and intertwine these devices in a common-centroid configuration [18].
The final chosen width for the input devices was 96µm. To make the arrangement as
symmetric as possible, each device was broken into 16 parallel devices with a width
of 6µm.
By using a common-centroid layout, the spatial process variations are spread
equally between the two input devices. So rather than try to eliminate these varia-
tions, they are compensated for in a way that produces the desired balanced results.
The common-centroid arrangement used for the preamp is shown in figure 4.8.
The biggest disadvantage of using a common-centroid layout is the complexity.
For the differential pair, the source of every transistor must be connected together,
and the drain of each corresponding device must be connected. The final layout of
the differential pair, replica bias, and load transistors is shown in figure 4.9.
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Figure 4.8: Common-Centroid Configuration
Figure 4.9: Front End Preamplifier Layout
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4.1.5 Secondary Preamplifiers
The secondary preamplifiers are simply smaller versions of the large front end
preamplifier. As such, they face the same layout challenges as the larger version. So
again, a common-centroid layout was used for these preamplifiers. The width of the
input devices is only one fourth the size of the larger preamplifier. So using a width
of 6µm, the original device only needs to be broken into four pieces, making for the
much simpler common-centroid layout shown in figure 4.10.
M1
M3
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M1
M1 M3
M1M3
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Center
Figure 4.10: Common-Centroid Configuration for Secondary Preamplifiers
This configuration leads to the layout shown in figure 4.11.
Figure 4.11: Secondary Preamplifiers Layout
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4.1.6 Comparator
There were no specific constraints to the layout of the comparator. The individual
pieces were meticulously laid out to meet their individual requirements. So the only
constraint on the comparator layout is the overall size.
Figure 4.12: Comparator Layout
4.1.7 DAC and Comparator
Since the converter is fully differential, two sets of capacitor arrays are necessary
to make the complete DAC. Again, since the individual parts meet their required
layout constraints, so the layout requirements for this block are minimal. The biggest
constraint is that the analog signal path, from the sampled input to the DAC, be as
symmetric as possible for both sides. The second constraint is, of course, minimizing
the overall size of the layout. The first attempt at this layout is shown in figure 4.13.
With some rearranging, the comparator portion could be moved within the bound-
aries of the DAC area, but it would have been a wasted effort. The correction al-
gorithm requires two of these SAR converters to be on one chip. The DAC and
comparator makes up only the analog portion of the converter. The required digital
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Figure 4.13: DAC and Comparator Layout
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logic and control circuitry is not included. Yet this layout already takes up most of
the allotted die area for this project.
The fundamental blocks of this layout simply waste too much space. So most of
the layouts were scrapped and started anew.
4.2 Final Layout
Applying the lessons learned during the first layout attempt, this next attempt
was started with a top level layout plan in mind. Keeping the analog signal path
as symmetric as possible and keeping the space constraints in mind, the layout plan
shown in figure 4.14 was constructed.
A few concessions were made in the interest of saving space, but neither will sig-
nificantly impact performance. The guard ring around each individual capacitor bank
was eliminated, and instead was replaced with a single contiguous guard ring around
all the capacitors. The other concession was the differing trace lengths between ca-
pacitors and their associated switches. To save space there are now capacitors with
different trace lengths, and subsequently different resistances, between the bottom
plate and switch transistors. These two changes are compensated for by the correc-
tion algorithm that will be implemented. The contributions of each capacitor will be
calculated individually and any discrepancies due to non-idealities in the layout will
be accounted for.
The layout hierarchy for this new layout plan is shown in figure 4.15.
A few portions of this new layout are the same as the old layout, or received
minimal changes. Namely, the front end and secondary preamplifiers as well as the
analog latch are completely unchanged. The individual capacitor blocks and capacitor
switches only received minor changes.
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Figure 4.14: New Layout Plan
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Figure 4.15: Layout Hierarchy for Analog Portion of SAR
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4.2.1 Half DAC
The entire layout needed to be condensed as much as possible. This left minimal
space for trace routing, so making sure everything was properly connected became
quite a challenge. Figure 4.16 shows the layout for one side of the differential DAC.
Figure 4.16: Half DAC layout
The actual layout of this portion follows the layout plan quite closely. The ca-
pacitor switches section was extended upwards around the 1pF capacitor block. The
sample switches were removed from the capacitor switch blocks and placed around
the 1pF capacitors. The sample switches were placed in a manner so as to keep the
trace length to each individual capacitor as similar as possible. The biggest space
saving change is the arrangement of the capacitor banks. Rather than separating
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them into individual blocks, all the capacitors are grouped together within one large
guard ring, including the coupling capacitors.
4.2.2 Comparator
The comparator layout was changed significantly. The new layout plan shows
the signal flow entering the comparator symmetrically from the top. So as well as
changing the layout to make more efficient use of space, the comparator was made
more symmetric.
Figure 4.17: New Comparator Layout
The new layout shape was chosen to make best use of the space available. The
top plates of each DAC half enter the comparator as symmetrically as possible and
the signal propagates down as the successive amplifiers, and ultimately the latch, are
enable. Another major change is that the bias block is now split in half. To keep
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the layout symmetric, for signal flow and process spatial gradient considerations, the
bias block is mirrored across the comparator.
4.2.3 Complete SAR
Putting two half DACs together along with the comparator and the common
mode switches shown in the center, the analog portion of the SAR layout is now
complete. With the addition of the digital portions, the layout of the entire converter
is complete, as shown in figure 4.18.
The non-overlap logic makes sure that there is never a time where two capacitor
switches are turned on. This is to ensure that the reference lines are not accidentally
shorted together. The digital control circuitry performs the timing, bit cycling, and
communication functions for the entire chip.
The final layout fits within the 1.5mm by 1mm area allotted for the project. To
illustrate the space saved with this new layout, the total areas of the new and old
layouts were calculated. The previous layout, even without the digital logic included,
consumed an area of approximately 520µm∗1050µm = 546, 000µm2. The new layout,
with all digital logic included, consumes an area of approximately 750µm ∗ 790µm =
592, 500µm2. The two areas are comparable, even though the new layout is of the
entire chip and the old layout contains only the analog portion!
75
Figure 4.18: Final SAR Layout
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4.3 Pad Ring
The pad ring is the interface between the converter and the outside world. The
physical pads are the points where the bond wires are connected during the packaging
process. The pad ring consists of built in digital I/O structures provided by Jazz, and
custom designed analog structures. The interface with the outisde world is done with
3.3V logic, but the core digital voltage is only 1.8V. So the built in devices from Jazz
contain the level shifting logic and input and output buffers necessary. The downside
to using the level shifting and buffering capabilities of the built in pad ring is that
these devices require their own output power and ground rails, OVdd and OVss. They
also contain ESD protection circuitry.
Before the pad ring was put together, a pin configuration needed to be determined.
The split SAR project is sharing a die with another circuit, so all necessary inputs
and outputs needed to be accounted for and placed in easily accessable positions.
The final pin configuration with the corresponding pinout numbers is shown in figure
4.19. Each pin function is described in the following table.
4.3.1 Analog Pads
Jazz only provided pad structures for digital power and I/O. As this is an analog
to digital coverter, analog input signals must also be handled. For this, custom
analog pads needed to be designed. Since they are analog signals, no level shifting or
receiving circuitry needed to be designed. And since there will be no analog outputs,
no output buffers were necessary. The only requirements for the analog pads were
that they contain some ESD protection, and that the layout is able to interface in a
similar manner to the built in digital pad structures.
The ESD protection circuit is shown in figure 4.20 and the corresponding layout
for the analog pad structure is shown in figure 4.21 [19].
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Figure 4.19: Pad Ring Pin Configuration
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Pin Name Function Pad Structure
DataOutP Positive comparator output plt04n
DataOutN Negative comparator output plt04n
Latch EN Latch enable signal pld00n
Preamp EN Preamp enable signal pld00n
Sample Signals a conversion start pld00n
Reset Resets the converter pld00n
BaseIn Shuﬄing base code input pld00n
BaseOut Base code output for current
conversion
plt04n
Serial Clock Clocking signal for BaseIn and
BaseOut communication
pld00n
Vrefp Positive reference voltage analog pad
Vrefm Negative reference voltage analog pad
Vcm Common mode voltage analog pad
Rbias External bias resistor connection analog pad
Vinp Positive differential input analog pad
Vinn Negative differential input analog pad
AVddS Analog power analog vdd
AVss Analog ground analog vss
SVdd Switch buffer power pvdcnn
DVddS Digital power pvdcnn
DVss Digital ground pvscnnu
OVddS Pad ring power pvdnpo
OVss Pad ring ground pvscno
Table 4.1: Pin Descriptions
Figure 4.20: Analog Pad ESD Circuitry
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4.3.2 Digital Pad Selection
Jazz provides guidelines on how to choose the proper digital pad structures for a
given application [20]. The guide explains how to choose which built in pad to use
for digital I/O as well as digital power considerations. The arrangement of pins is
also described. The layout of the plt04n digital pad structure, the one chosen for all
digital outputs, is shown in figure 4.22. All the digital pads have the same general
shape and interconnections, with different internal components.
Figure 4.21: Analog Pad Layout Figure 4.22: Digital Pad Layout
4.4 Full Chip Layout
Finally, after all individual parts were assembled, the complete split SAR chip was
put together. Figure 4.23 shows the layout of both SAR converters within the pad
ring, with all interconnections made.
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Figure 4.23: Final Split-SAR Chip Layout
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Chapter 5
Chip Evaluation
Figure 5.1: Split SAR Die Photo
82
When the newly fabricated and packaged integrated circuit arrived, testing began.
Before the chip arrived, though, preparations needed to be made to develop a proper
platform for testing. While the chip was being fabricated, the support circuitry and
PCB were designed, and a suitable test signal was made. Once the chip arrived, its
performance was evaluated.
5.1 Support Circuitry
The SAR converter that was designed cannot function by itself. It needs various
control and timing signals, reference voltages, power supplies, and input drivers before
it will function as a converter. The timing and control signals were provided by
an external FPGA board. The implementation of the rest of the support circuitry
requirements are discussed in the following sections.
5.1.1 Power Rails
Multiple voltages are necessary to properly run and test the chip. The op-amps
chosen for the single to differential converter circuit and reference buffering require
positive and negative 5 volts. The chip itself requires a a 1.8 volt analog power rail as
well as 1.8 volt and 3.3 volt digital power rails. The 1.8v supplies provide power for
the digital and analog core. The 3.3v supply powers the pad ring of the chip, which
handles the digital I/O communication with the outside world.
Plus and minus 5 volts will be fed to the test PCB from a bench power supply, and
voltage regulators will be used to generate the necessary lower supply voltages. Each
regulator will not be required to source much current, and they will not be connected
to anything that is sensitive to small voltage fluctuations. So the main constraints
for regulator choice are stability and physical size. The Texas Instruments TPS76301
adjustable regulator was chosen, partly because of familiarity with the part. The
schematic for the regulator is shown below in figure 5.2. This topology is identical
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for each supply rail, only with differing feedback resistances.
IN
EN
GND
OUT
NC/FB
TPS76301
C1 C2
R1
R2
Vdd Vout
Figure 5.2: Voltage Regulator Schematic
Output Voltage Feedback Resistances
1.8V
R1 = 87.5kΩ
R2 = 169kΩ
3.3V
R1 = 301kΩ
R2 = 169kΩ
Table 5.1: Regulator Feedback Resistances
For stable operation, an output capacitor, C2, and an equivalent series resistance
of between 0.3Ω and 9Ω is required. This resistance can either be made up of just
the series resistance of the capacitor itself, or the capacitor resistance along with a
discrete resistor. A 4.7µF tantalum capacitor with an equivalent series resistance of
1.5Ω was chosen to fulfill these requirements. A 1µF ceramic capacitor is used for C1.
The input capacitor is there to filter the input voltage as well as to compensate for
wire inductance should a large pulse of current need to be provided to the regulator.
5.1.2 Single to Differential Converter
Our converter is a fully differential system, including the input stage. The inputs
need to be a differential signal centered around our common mode voltage of 0.9V.
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Unfortunately, the signal generators available for testing only provide a single ended
signal. So in order to test our converters, a circuit needed to be designed that would
take a single ended input and split the signal into two balanced outputs centered
around 0.9V. The circuit used is shown in figure 5.3.
Figure 5.3: Single to Differential Converter Schematic
The op-amps used are the Analog Devices AD8021 part. Resistors R1 through
R6 were chosen to be 590Ω. This value was chosen as a balance between trying to
keep resistor noise as low as possible while ensuring that the op-amps could source
enough current to properly drive the load. R0 is 50Ω, to properly terminate the signal
generator and C2 is there simply to filter the common mode voltage line, and has a
value of 0.1µF . Resistors R7 and R8 and capacitors C0 and C1 form lowpass filters
at the output, which are necessary to limit the noise bandwidth of the circuit to
minimize the noise contribution from the single to differential converter. They have
values of 10Ω and 1nF respectively.
A simple simulation shows the functionality of the circuit. One output is the input
signal minus the common mode, and the other is the input signal plus the common
mode. The polarity of the differential output simply depends on which single ended
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output you define as positive and which is negative.
Figure 5.4: Single to Differential Converter Simulation
5.1.3 Reference Voltages
Proper, stable reference voltages are very important to proper operation of the
converter. The reference voltages must be solid since the actual digital output number
depends on the reference voltage value. If the value changes in any way, the converter
outputs will be inaccurate and inconsistent. Reference voltage generation is especially
challenging when dealing with a converter resolution of 16 bits or higher. Small
fluctuations of the references, even as small as tens of micro volts, could cause a
conversion error.
To handle the reference voltage generation, the Analog Devices ADR431 was used.
This part generates a 2.5V reference voltage with a line regulation of 20 ppm/V
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maximum. This means that should the input voltage fluctuate by one volt, the 2.5V
output will change by only 50µV . This meets the performance requirements for the
reference lines, but the required reference voltages are 1.8V and 0.9V. So the ADR431
is used to generate a solid 2.5V reference voltage, which is then divided down to 1.8V
and 0.9V and buffered by AD8021 op-amps. The reference generator and buffer
circuits are shown in figures 5.5 and 5.6.
ADR431
1
2
3
4 5
6
7
8
Vdd
Vref
Figure 5.5: Reference Generator Schematic
Figure 5.6: Reference Buffer Schematic
The capacitive load of the reference buffer introduces the possibility of instability,
so some extra analysis was required.
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Stability Analysis
A traditional op-amp voltage buffer would not have R4 present. But when driv-
ing a capacitive load, this configuration has the potential to become unstable. A
real world op-amp has a finite output impedance, 150Ω in the case of the AD8021.
This output impedance along with the capacitive load forms a pole in the feedback
loop. Along with the phase shift added by the op-amp transfer function, the extra
phase change from this pole could cause the feedback to become positive rather than
negative, causing the buffer to become unstable.
To analyze the actual behavior of the circuit, the non-idealities of the components
needed to be accounted for. Figure 5.7 shows the circuit used for the analysis, with
the values for the chosen components shown. The op-amp was modeled as a two
pole transfer function with a DC gain of 86dB, one pole at 10kHz and the other at
400MHz.
Rc4 = 10m Rc5 = 20m
Figure 5.7: Reference Buffer Analysis Schematic
A complete transfer function for the feedback factor was derived in MATLAB.
The total phase shift through the op-amp and feedback transfer functions determine
the phase of the signal at the inverting terminal. If the phase shift is close to 180
degrees, then our negative feedback may become positive feedback and the circuit
will oscillate. The difference between the total phase shift and 180 degrees, at a loop
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gain of unity, is called the phase margin. The added phase shift after unity gain is
inconsequential because the signal would have no gain, and thus would be attenuated
around the loop until it decayed to zero.
A phase margin of 90 degrees will produce a smooth transient response at the
output of the buffer. As the phase margin decreases, overshoot and ringing begin to
occur. Since our system is very sensitive to fluctuations of the reference voltages, it
is necessary to have a phase margin as close to 90 degrees as possible. The margin
function in MATLAB was used on the combined transfer function.
Figure 5.8: Phase Margin for Rb = 0
Figure 5.8 shows the phase margin if the system if it were configured as a typical
unity gain follower, with Rb equal to zero. The phase margin is only about 30 degrees,
which is much too low. The buffer output will overshoot and oscillate as it tries
to keep its output at a fixed DC value. This is unacceptable for our performance
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requirements.
To fix the phase margin, the value of Rb was increased. Essentially, this resistor
buffers the output capacitance and op-amp feedback path, eliminating the pole from
the feedback. The drawback is there will not be a longer charging time for the
capacitors. After simulating several values, a balance between phase margin and
charge time was found. Choosing a value of 2Ω for Rb gives the response shown in
figure 5.9. A phase margin of approximately 90 degrees is achieved.
Figure 5.9: Phase Margin for Rb = 2Ω
5.2 Filter Design
The signal generator available for testing our chip was only capable of generating
a 14 bit accurate sine wave. This is not acceptable for testing a 16 bit converter.
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To improve the purity of the sine wave, a lowpass filter was designed. This filter
removes the higher order harmonics created by the function generator, while leaving
the fundamental relatively unaffected, hopefully creating a sine wave accurate to 16
bits.
The frequency used for testing the chip was chosen to be around 20kHz. The
limitations of our test equipment and support circuitry set this as our frequency limit.
The biggest constraint was figuring out how to measure the spectrum of the sine wave
output from the single to differential converter circuit. The output is a differential
signal, but our measurement equipment can handle only single ended signals. To
convert the signal back to single ended, a low distortion transformer was placed on
the output. Unfortunately, reasonably priced low distortion transformers are usually
designed for audio applications, with an upper frequency limit of around 20kHz. Thus
if we desire to accurately measure the input signal spectrum, the frequency must be
kept below 20kHz.
A test frequency of 18kHz was chosen. This value was chosen because it is close
to the maximum 20kHz value, but still provides tolerance for variations in the filter
responses.
5.2.1 Notch Filter
A sine wave with 16 bit purity must have at least a 96dB differential between
the fundamental amplitude and the nearest harmonic. Unfortunately, a range of this
size cannot be measured directly on the equipment available. The amplitude of the
fundamental saturates the spectrum analyzer, which causes a false increase in the
harmonics. Figure 5.10 shows the spectrum of the output of the single to differential
converter with an 18kHz sine wave input. The fundamental amplitude is measured
to be 0dB, the 2nd harmonic at 36kHz is -80dB, and the 3rd harmonic at 54kHz is
-66dB. All harmonics after the 3rd were small enough to ignore.
The 14 bit signal generator should be able to produce a differential of about 85dB
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Figure 5.10: Single to Differential Converter Unfiltered Output
between the fundamental and largest harmonic amplitude. So the large values for the
harmonics are due, not to the signal itself, but to the limitations of the measuring
instrument. To better resolve the small harmonic amplitudes, the fundamental must
be attenuated without changing the harmonic content. To accomplish this, a notch
filter was designed. The final schematic of the filter is shown in figure 5.11. The
MATLAB code for calculating the values can be found in the appendix [21].
Figure 5.11: Notch Filter Schematic
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Component Value
L1 490µH
L2 380µH
L3 270µH
L4 500µH
L5 680µH
C1 147nF
C2 180nF
C3 230nF
C4 130nF
C5 100nF
Table 5.2: Notch Filter Component Values
Figure 5.12: Notch Filter Measured Response
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After the fundamental is removed by the notch filter, the harmonic amplitudes
can be measured more accurately. Figure 5.13 shows the measurements taken. The
fundamental is attenuated by about 40dB from its original amplitude, which is con-
sistent with the measured response of the notch filter. The 2nd harmonic is now down
to -85dB and the the 3rd harmonic is at -90dB. These values agree with the fact that
the signal generator is only 14 bits.
Figure 5.13: Single to Differential Converter Notched Output
This picture gives a base line for what the signal generator and single to differential
converter circuit is capable of without any lowpass filtering. It also shows that for the
lowpass filter design, an attenuation of about 12dB is necessary at 36kHz and 6dB at
54kHz.
5.2.2 Lowpass Filter
To achieve the necessary range of 96dB, the second harmonic must be attenuated
by about 12dB while leaving the 18kHz fundamental unaffected. To have the least
effect on the fundamental, the corner frequency of the filter should be as far away
from 18kHz as possible, while still achieving the necessary attenuation at 36kHz.
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To ensure that the 12dB minimum attenuation is met, a goal attenuation of 20dB
at 36kHz was set. To have the least effect on the fundamental frequency, the corner
frequency should be placed as far away from 18kHz as possible. However, as the corner
frequency gets closer to 36kHz, the filter necessary to achieve the desired attenuation
becomes more complex. So as a compromise between effect on the fundamental
frequency and filter complexity, a corner frequency of 23kHz was chosen.
Given this corner frequency, the number of poles for the filter can be determined.
One pole gives an attenuation of 20 dB/decade. The number of decades from 23kHz
to 36kHz can be found by: log10(
36kHz
23kHz
) = 0.195dec. To achieve an attenuation of
20dB over a span of 0.195 decades requires a filter slope of about 103 dB/decade.
Knowing one pole gives 20 dB/decade means that to achieve the desired attenuation
requires at least a 6 pole filter. The filter schematic is shown in figure 5.14. The
calculations for the values are shown in the appendix [21].
Figure 5.14: Lowpass Filter Schematic
The measured filter response shown in figure 5.15 shows the effects of the filter
on the fundamental frequency and the harmonics. The fundamental is attenuated
by approximately 3dB, but the second harmonic is attenuated by 35dB, giving a net
attenuation of 32dB, much larger than the required 12dB. The third harmonic is
attenuated by about 50dB, which should make its amplitude negligible.
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Component Value
L1 440µH
L2 530µH
L3 330µH
L4 315µH
C1 180nF
C2 210nF
C3 70nF
Table 5.3: Lowpass Filter Component Values
Figure 5.15: Lowpass Filter Measured Response
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The signal was passed through the lowpass filter before going to the single to
differential converter circuit and measurements were made. The fundamental was
attenuated by about 3dB from the initial 0dB measurement taken without the lowpass
filter. The input amplitude was increased until the fundamental was again at 0dB, just
for consistency when comparing to previous measurements. Without the notch filter
in place, the second harmonic was at -76dB, and the third harmonic was at -66dB.
Again, these high measurements are due to the fundamental amplitude saturating the
input of the spectrum analyzer, so the harmonic amplitudes are artificially increased
by the measuring instrument.
Figure 5.16: Single to Differential Converter Output with Lowpass and Notch Filters
Added
Figure 5.16 shows the output of the single to differential converter circuit after the
signal has been filtered with the lowpass filter and the fundamental attenuated with
the notch filter. The 36kHz second harmonic and 54kHz third harmonic are both
down to -100dB, which exceeds the goal of -96dB. The two smaller peaks are actually
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at 33kHz and 66kHz, with an amplitude of -97dB for each. The fact that these values
are not actual harmonics of the 18kHz input signal leads to the thought that these are
artificial values due, again, to the measuring instrument. Since the amplitudes being
examined are so small, the notch filter may not be providing enough attenuation to
the fundamental for accurate measurements to be made. Whether these spurs are
actually contained in the signal, or are a part of measurement error, their amplitude
is still low enough that the sine wave can be considered pure to 16 bits.
The filtered signal now meets the requirements for testing a 16 bit converter.
5.3 Problems
After overcoming the simple problems of incorrect inputs, bad solder joints, and
other oversights, one major problem remained. Some of the data outputs would
oscillate. Once the preamplifier chain was turned on, the outputs would oscillate
even before the latch was enabled. Once the latch was enabled, a final state was
chosen. The oscillations can be seen in figure 5.17. The bottom trace is the data
output signal. It should remain constant until the latch is enabled, and then it
should make a single decision. Instead, it oscillates with a period of about 2ns.
These oscillations would couple into other traces on the PCB causing unwanted
noise in other signals. Especially the voltage references, which need to be as accurate
and noise-less as possible. It is also possible that these fast transients were coupling
to other signals within the chip itself, causing problems with internal signals. These
oscillations were causing the comparator to make bad decisions, causing noisy output
data and stuck codes.
In an attempt to determine the cause, the sampling rate of the converter was
slowed down, from 1MS/s to 100kS/s. The factor of ten reduction in speed would
give ten times more time for these oscillations to die down. Yet even with this extra
time, there was no reduction in the oscillations. They remained stable throughout the
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Figure 5.17: Data Output Oscillations
preamplifier enable period, and ceased when the latch was enabled. Various damping
methods were attempted on the data output pins, thinking the oscillations may be
coming from reflections or other interactions with the PCB trace. Unfortunately none
of these had any significant effect. So the problem was determined to be internal to
the chip.
One strange aspect of these oscillations is that they occur before the latch is
enabled, and then cease when it is enabled. Theoretically, the latch output should
not change while it is disabled since the holding transistors keep the two outputs held
together. However, during the design phase it was noted that if the differential input
to the latch was sufficiently large, the holding transistors were not strong enough
to prevent the output from switching. So a large enough differential would cause
the output to switch, but since it was always a switch in the proper direction, the
behavior was left alone. This realization caused the preamplifier chain to become the
main suspect.
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Recall from section 3.2.2, that the gain of the preamplifier, with reference to the
schematic in figure 3.14, is:
gain =
gm1
(gm6 − gm8)− ( 1ro1 + 1ro8 )
In an attempt to maximize the gain of each stage, M8 was sized only 5% smaller
than M6. For the DC bias conditions, this provided a decent gain and the gain
equation was valid. During amplification, though, the cross coupling connection on
M8 changes the gate to source voltage on that transistor. This ultimately changes the
transconductance, gm, of both M8 and M6. As these transconductances change, the
gain of the preamplifier changes. If gm8 somehow becomes larger than gm6, the gain
will change signs. If the gain were to change signs, it could result in oscillations. New
simulations were run on the preamplifier chain, and this sign change was observed,
as seen in figure 5.18.
Another possible contributor to the gain change is the small signal output resis-
tances of the devices. Because 0.18µm is a relatively small process, the values of the
small signal resistances may not be large enough to make the affect of the second term
in the denominator negligible. The effect of the resistance term may put the ampli-
fiers too close to the region where the gain changes sign, so that any small change in
transconductance values changes the sign of the gain.
The gain of the preamplifier chain does go negative for a short period. This neg-
ative gain region, along with noise and other factors in the actual circuit, could be
causing the oscillations that have been observed. This behavior was not observed
during the original design and testing because of a mistake made while running sim-
ulations.
Another possibility for the oscillations occurring is the fluctuation of the gain of
the preamplifier chain, as seen in figure 5.19. It may not need to go negative for the
oscillations to occur on the output. Recall that if the differential input to the latch
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Figure 5.18: Preamplifier Chain Negative Gain Region
Figure 5.19: Preamplifier Chain Gain Fluctuation
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is large enough, the output will change states. If the gain of the preamplifier chain
were to fluctuate enough, the input to the latch could continually cross the switching
threshold, causing the output to rapidly change state. In this case, the gain fluctuates
by about 1400V/V, which may be a sufficient fluctuation to cause this behavior.
Whichever mechanism is causing the unwanted oscillations, it is due to the im-
proper sizing of the transistors, which cannot be changed after the chip has been
fabricated. Thankfully, the bias current for the preamplifiers is adjustable external to
the chip. By decreasing the bias current, the output bias voltage of the preamplifier
is raised. The output voltage range is thus reduced, and correspondingly the gate to
source voltage change on M8 is reduced. So the transconductance values, and thus
the gain, fluctuate less, and possibly avoid the negative gain region.
Reducing the bias current eliminates the oscillations, at least making them invis-
ible to the outside world. However, reducing the current reduces the overall gain of
the preamplifier. It also reduces the transconductance of the first preamplifier, and
thus reduces the noise performance of the system. The achievable performance of the
converter is thus degraded by reducing the bias current, but the relative performance
drastically increases once the oscillations have been eliminated.
5.4 Results
After the oscillations were fixed, the converter was tested with various input sig-
nals. The calibration algorithm was run on the output data, and the effects of the
correction were observed [5]. The results for a full scale sine wave input are shown
below. The frequency of the input signal was 18kHz. Figure 5.20 shows the spectrum
of the converter output. The sampling rate of the converter was still set to 100kS/s
for testing purposes, so the higher order harmonics wrap around, appearing at lower
frequencies in the spectrum.
For the uncorrected output, the SNR was calculated to be 59.09dB, giving an
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Figure 5.20: FFT of 18kHz Sine Wave with no Correction
Harmonic Frequency Amplitude
2nd 36kHz -84.02dB
3rd 46kHz -71.52dB
4th 28kHz -86.17dB
5th 9kHz -83.67dB
7th 23kHz -90.96dB
Table 5.4: Uncorrected Harmonic Amplitudes
103
effective number of bits for the converter of only 9.5 bits. The correction algorithm
was then applied, giving the spectrum shown in figure 5.21.
Figure 5.21: FFT of 18kHz Sine Wave after Calibration
Harmonic Frequency Amplitude
2nd 36kHz -89.7dB
3rd 46kHz -73.24dB
4th 28kHz -93.7dB
7th 23kHz -93.55dB
Table 5.5: Uncorrected Harmonic Amplitudes
After the calibration algorithm was applied, a modest improvement in harmonic
amplitudes was seen. The SNR of the calibrated output is 63.06dB, giving an effective
number of bits for the converter of about 10.2 bits. This is somewhat disappointing
considering the converter was designed to have a resolution of 16 bits. However, given
the mistakes made during the design phase, and the possibility of internal oscillations
still being present, these final results are reasonable. The algorithm does provide
some improvement upon the uncalibrated system, and with a more robustly designed
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converter, the calibration would likely make an even greater improvement.
One last means of characterizing the performance of this converter was to plot the
integral nonlinearity. This plot actually revealed another problem with the converter
itself.
Figure 5.22: Converter INL
The INL plot once again reveals the low resolution of this converter. It also
seems to be modulated by a cubic function. This corresponds to the large third order
harmonic seen in the frequency spectrum of the output. A cubic fit was done in
MATLAB, and the fit was then subtracted from the original INL plot, which gave
the graph shown in figure 5.23.
Removing the third order content from the INL plot reduces the range from ±25
LSBs, to -12 LSBs to +25 LSBs, which is a modest improvement. The important
thing to note, though, is how cleanly the cubic function subtracted out of the original.
This third order response is indicative of a nonlinearity in the input sampling circuit
[5]. This nonlinearity would explain why the calibration algorithm had minimal affect
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Figure 5.23: Converter INL with Third Order Removed
on the third harmonic of the input. And the third harmonic is the largest, causing
the largest degradation in converter performance.
The calibration corrects for nonlinearities within the converter, where a sampling
nonlinearity would be something external to the conversion process. However the
sampling circuitry is internal to the chip, so this nonlinearity could not be fixed
externally. So the input sampling circuit is another design error that would need to
be fixed before better converter performance could be realized.
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Chapter 6
Conclusions
This thesis has presented the design, layout, and test of a successive approximation
register analog-to-digital converter. Chapter 2 discusses the background of the SAR
converter, as well as general characterization of ADCs. Chapter 3 discussed the
methods and decision processes for designing the analog portion of a SAR converter.
Namely it talked about the design of the capacitive DAC, comparator, and biasing
circuitry. Chapter 4 explored the layout techniques used for each part of the converter,
and what was necessary to put these devices into actual silicon. Chapter 5 explained
the necessary steps for testing and evaluating the newly fabricated converter.
The ultimate goal of the converter was to have the split ADC correction algorithm
applied to it. The novel idea needed to implement this algorithm was the individual
selection of unit capacitors to make up different bits within a conversion. Because of
this, existing SAR converters could not be used to implement the algorithm. A new
successive approximation converter thus needed to be designed and implemented. The
work presented here implemented a new SAR integrated circuit in the Jazz 0.18µm
CMOS process. The new converter was then tested, the output data collected, and
the correction algorithm was applied off chip to demonstrate the concept.[5]
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6.1 Future Work
If research is to move forward with the split SAR concept, a better performing
converter would need to be designed. The design mistakes in this work would need
to be fixed. Namely the preamplifier oscillations would need to be remedied, and the
input sampling nonlinearity would need to be eliminated. These two problems greatly
degraded the overall performance of this converter. With the degraded performance,
it was difficult to determine how much of an improvement the split ADC algorithm is
capable of making. With the given hardware, the algorithm was able to make some
improvement in the linearity of the output codes. However, that improvement was
limited by the poor performance of the converter.
To get a better idea of the impact of the correction algorithm on a SAR converter,
a new converter would need to be fabricated. Special attention must be paid in
simulation to the preamplifier and sampling circuit designs.
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Appendix A
Buffer Stability Code
%%Op−amp buffer stability analysis
f = logspace(1,10,10000);
%frequency range for bode function
w = {2*pi, 2*pi*1e10};
%Feedback network with everything included
Ro = 150;
Rb = 2;
C1 = 47e−6;
Rc1 = 0.02;
C2 = 0.1e−6;
Rc2 = 0.01;
Z1 = tf([Rc1*C1 1],[C1 0]);
Z2 = tf([Rc2*C2 1],[C2 0]);
Zceq = 1 / ((1/Z1) + (1/Z2));
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Beta = (Rb + Zceq) / (Ro + Rb + Zceq);
%Approximate open loop transfer function
Aol = tf([20000],[(1/(4*piˆ2*4e12)) ((1/(2*pi*400e6)) + (1/(2*pi*10e3))) 1]);
%Loop gain
T = Aol*Beta;
figure(3)
margin(T);
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Appendix B
Filter Calculations Code
%%Notch filter calculations
%constant−k filter
R = 50;
m = 0.6;
f1 = 12e3;
f2 = 35e3;
w1 = 2*pi*f1;
w2 = 2*pi*f2;
L1k = (R*(w2−w1))/(w2*w1)
C1k = 1/(R*(w2−w1))
L2k = R/(w2−w1)
C2k = (w2−w1)/(w1*w2*R)
%series m−derived
L1 = m*L1k
C1 = C1k/m
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L2 = ((1−mˆ2)/m)*L1k
C2 = (m/(1−mˆ2))*C1k
L2p = L2k/m
C2p = m*C2k
% %%Lowpass filter
% fc = 35e3;
% wc = 2*pi*fc;
% %constant−k
%
% Ck h = 1/(wc*R)
% Lk h = R/wc
% %series m−derived
% C1 h = Ck h/m
% L2 h = Lk h/m
% C2 h = (m/(1/mˆ2))*Ck h
% %shunt m−derived
% L1 h = (m/(1−mˆ2))*Lk h
% C1 h = Ck h/m
% L2 h = Lk h/m
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Appendix C
PCB Schematics
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Appendix D
Bonding Diagram
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Appendix E
IC Packaging
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